Daniel T. Pascucci, Esq. (SBN 166780)
dpascucci@mintz.com
Nathan R. Hamler, Esq. (SBN 227765)
nhamler@mintz.com
MINTZ LEVIN COHN FERRIS GLOVSKY AND POPEO PC
3580 Carmel Mountain Road, Suite 300
San Diego, California 92130
Telephone: (858) 314-1500
Facsimile: (858) 314-1501

Marvin S. Gittes, Esq. (*pro hac vice in case no. 3:07-cv-00893-IEG(NLS)*)
E-mail: mgittes@mintz.com
Timur E. Slonim, Esq. (*pro hac vice in case no. 3:07-cv-00893-IEG(NLS)*)
tslonim@mintz.com
Peter F. Snell, Esq. (*pro hac vice in case no. 3:07-cv-00893-IEG(NLS)*)
E-mail: psnell@mintz.com
MINTZ LEVIN COHN FERRIS GLOVSKY AND POPEO PC
666 Third Avenue
New York, NY 10017
Telephone: (212) 935-3000
Facsimile: (212) 983-3115

Attorneys for Defendant/Counter-Claimant
AMERICAN TECHNICAL CERAMICS CORP.

UNITED STATES DISTRICT COURT

SOUTHERN DISTRICT OF CALIFORNIA

PRESIDIO COMPONENTS, INC.,

Plaintiff,

v.

AMERICAN TECHNICAL CERAMICS CORPORATION,

Defendant.

AMERICAN TECHNICAL CERAMICS CORP.,

Counter-Claimant,

v.

PRESIDIO COMPONENTS, INC.,

Counter-Defendant.

Case No. 3:08-cv-00335-IEG-NLS

NOTICE OF DEPOSITION OF DR. GARY EWELL

EXHIBIT
1
Ewell 8-1-08

PLEASE TAKE NOTICE that beginning on August 1, 2008 at 9:30 am at the offices of Mintz Levin Cohn Ferris Glovsky and Popeo P.C, Century Plaza Towers, 2029 Century Park East, Suite 1370, Los Angeles, California 90067, Defendant, American Technical Ceramics Corp. will take the deposition upon oral examination before a certified court reporter of Dr. Gary Ewell. Oral examination will continue from day to day until completed. The oath and testimony will be recorded by stenographic means, audio means and audiovisual means. You are invited to attend and cross-examine.

Dated: July 23, 2008

MINTZ, LEVIN, COHN, FERRIS, GLOVSKY AND POPEO, P.C.

By 

Daniel T. Pascucci, Esq.
dpascucci@mintz.com
Nathan R. Hamler, Esq.
nhamler@mintz.com

Marvin S. Gittes, Esq. (*pro hac vice*)
E-mail: mgittes@mintz.com
Timur E. Slonim, Esq. (*pro hac vice*)
tslonim@mintz.com
Peter F. Snell, Esq. (*pro hac vice*)
E-mail: psnell@mintz.com
MINTZ, LEVIN, COHN, FERRIS, GLOVSKY AND POPEO, P.C.
666 Third Avenue
New York, NY 10017
Telephone: (212) 692-6800
Facsimile: (212) 983-3115

Attorneys for Defendant/Counter-Claimant
AMERICAN TECHNICAL CERAMICS CORP.

CERTIFICATE OF SERVICE

I, the undersigned, certify and declare that I am over the age of 18 years, employed in the County of New York, State of New York, and am not a party to the above-entitled action.

On July 23, 2008, I filed and served a copy of the following document(s):

NOTICE OF DEPOSITION OF DR. GARY EWELL

by mailing the foregoing by U.S. First Class Mail and by electronic mail to the following:

Brett A. Schatz, Esq.
Gregory F. Ahrens, Esq.
Wood Herron & Evans
441 Vine Street
2700 Carew Tower
Cincinnati, OH 45202

Attorneys for Plaintiff
PRESIDIO COMPONENTS, INC.

Email: bschatz@whepatent.com
gahrens@whepatent.com

Executed on July 23, 2008, at New York, New York.

T. Slonim

Timur E. Slonim

EXHIBIT D



DECLARATION OF GARY JAMES EWELL

1. I am Gary James Ewell. My Curriculum Vitae is attached as Exhibit 1 to this document. I have been retained by Presidio Components, Inc. ("Presidio") as a technical consultant and expert witness in this case. My declaration is based upon my own personal knowledge and experience.

2. The patent in suit, U.S. Patent No 6,816,356 (the '356 Patent), relates generally to multilayer capacitors, which are formed from multiple layers of conductive and dielectric (non-conductive) materials. I am an expert in this field with multiple, related publications and presentations and was recognized as such by the then National Research Council of the National Academy of Sciences, through an invitation to be a presenter at their 1982 Workshop on "The Reliability of Multilayer Ceramic Capacitors", held March 29-31, 1982 in Washington, D.C.

3. I have been asked to do the following. To read the '356 Patent and the associated papers in this case and as one sufficiently skilled and experienced in the art of designing and manufacturing reliable Multilayer Capacitors to come to conclusions as to the definiteness of certain terms used in the claims of the '356 Patent that are in question. By definite I mean that I and others would understand and have a clear technical picture of what is being claimed and believe that one skilled in the art at the time the patent application that issued as the '356 patent was filed, as defined by Dr. J. P. Dougherty, would be able to understand and arrive at a specific and usable design.

4. Materials used for this declaration. First, the documents supplied by legal counsel, are following:

-U.S. Patent No. 6,816,356 B2
-ATC's Memorandum of Points and Authorities in Support of Its Motion for Summary Judgment of Indefiniteness
-Claim Construction Order
-Document Set PCI 00001 - PCI 00013
-Document Set PCI 00057 - PCI 00161
-Document Set PCI 00300 - PCI 00377
-Joint Claim Construction Chart, Worksheet and Hearing Statement
-Presidio Components, Inc.'s Brief on Claim Construction
-Presidio Components, Inc.'s Responsive Brief on Claim Construction

Second, my own personal library of patents, US and foreign, technical articles, notes, and books. Third, my notes as a technical auditor for the US Government, Defense Supply Center, Columbus, Ohio, ('DSCC') of a large number of US Manufacturers attempting to qualify for and deliver product to US Military Specifications for a Variety of Multilayer Ceramic Capacitor styles and configurations.

5. First Term of "substantially monolithic". My understanding is that the Court has defined the term as "a dielectric body largely but not wholly without seams from the inclusion of plates within the dielectric body".

6. It is my opinion that the term above, as defined by the Court, is clear and understandable as used in the '356 Patent to one of ordinary skill in the art, as defined by Dr. J. P. Dougherty, at the time the patent application that issued as the '356 patent was filed. The reasons why I hold this opinion follow. First, the '356 Patent's claims do involve one or more capacitor constructions within a single dielectric body, wherein each construction contains as a minimum two conductive contacts and a dielectric material located in between; this is a standard definition and that the dielectric body containing such constructions is to be sufficiently sintered, fused, or joined as to constitute a

single monolithic structure is understood. Second, such internal voids or gaps remaining within the dielectric body after fusing or sintering or joining would not detract from the physical integrity or "monolithicity" of the structure, in terms of its ability to resist fracturing when subjected to the normal range of forces involved in placing the component on a substrate and then to normal subsequent thermo mechanical stresses involved in its application by a user; such requirements for capacitors are normal and expected, in my opinion.

7. In my opinion the technical reasons why the claim put forth by American Technical Ceramics ("ATC"), that the First Term is unclear or indefinite, is incorrect follow. First, the use of the term is definite and specific in that it refers to a monolithic body with possible more voids and seams than is normal in a simple, sintered monolithic "chip" or "brick" configuration. This is to be expected as this array of capacitors can involve the sintering together of an array or grouping of such individual "chips". Second, the degree of additional voids and seams will vary from configuration to configuration so that the term "substantially" cannot be given a single definition in terms of percent of theoretical density; that percentage will vary from design to design and from manufacturing "run" to manufacturing "run". The varying amount of voids, gaps, and seams that would occur in capacitors would seem to make use of the technical term "substantially" very appropriate in this situation. Third, one of ordinary skill in the art, as defined by Dr. J. P. Dougherty, would refer to individual "chips" or "bricks" as monolithic. When multiples of these "chips" or "bricks" are sintered together into a single body, it would be understood by one skilled in

the art, at the time the patent application that issued as the '356 patent was filed, that the resultant array or grouping also would be considered as monolithic, but to a lesser degree than just a single "chip". The use of the phrase "substantially monolithic" then would be understandable to one wanting to differentiate between the amount of voids, gaps, and seams expected in a single "chip" and the amount of voids, gaps, and seams expected in an array of chips sintered into a single, more-complex body.

8. In my opinion there is an objective standard that one skilled in the art, at the time the patent application that issued as the '356 patent was filed, would use for determining whether a particular dielectric body or sintered array of dielectric bodies is "substantially monolithic" or not. One would manufacture samples of a particular design and put them through the normal manufacturing and testing sequence and then additionally put them through a higher-level electronic hardware assembly sequence designed to envelope those assembly sequences of the typical device users. This sequence might involve part placement on a substrate, attachment by soldering, cleaning of the soldered joint, electrical testing of the completed substrate and finally exposure of the completed substrate to a range of environment conditions, including extremes in temperature exposure and high humidity. If the internal gaps, voids, and seams are so small or minor within the parts that the samples remain integral under those conditions and do not fragment or break into pieces, then the body would be considered "substantially monolithic". If the samples did

fragment or shatter, than the body would not be considered "substantially monolithic".

9. Fourth Term of "The Second Contact Being Located Sufficiently Close To the First Contact to Form a First Fringe-Effect Capacitance with the First Contact". It is my understanding that the Court has defined the term as "an end of the first conductive contact and an end of the second conductive contact are positioned in an edge-to-edge relationship in such proximity as to form a determinable capacitance".

10. It is my opinion that the Fourth Term above, as defined by the Court, is clear and understandable as used in the '356 Patent to one of ordinary skill in the art of designing and manufacturing such multilayer dielectric capacitors, as defined by Dr. J. P. Dougherty, at the time the patent application that issued as the '356 patent was filed. The reasons why I hold this opinion follow. First, the words used in the '356 Patent and its associated Figures involve use of such "fringe-effect capacitors" as built into the networked array of capacitors to allow tailoring and adjustment of the capacitor's behavior at high frequencies, as described in the '356 Patent. Second, I am of the opinion that such "fringe-effect capacitors" involving edge to edge electrical conductor electrical relationships have already been used in the capacitor industry, in single chip configurations, and thus reference to them would be clear and definitive for a capacitor designer who would be able to consider those designs either in his/her company's design guidelines or in those manufactured elsewhere.

11. In my opinion the reasons why the argument put forth by American Technical Ceramics ("ATC"), that the Fourth Term is unclear or

indefinite, is incorrect follow. First, it is not the degree of spacing between the two edge-to-edge conductors that is directly significant, but the capacitance that is formed between them, its variation at high frequencies, and the affect on insertion loss of the entire array. Second, the amount of capacitance formed and its behavior over frequency will also vary by the exact location of the conductors on the external surface of the "substantially monolithic" array body, as other conductors at a further distance and the specific nature of the underlying dielectric material will affect the properties of the specific "fringe-effect capacitor". Third, it is my opinion that the Claims involved in the '356 Patent for "fringe-effect capacitors" are unique in that they involved the networked array of such capacitors in conjunction with multilayer capacitors in a single, "substantially monolithic" body and that the adjustment of those capacitors to arrive at a final capacitance value and behavior for the array is new for the '356 Patent, not achieving a precise value for any given "fringe-effect capacitor". Fourth, in my opinion the Term "A First Fringe-Effect Capacitance" is sufficiently definite for a designer, as the word "First" would be readily understood as relating to the first of an arbitrary numbering of multiple fringe-effect capacitors along the surface of the monolithic array of capacitors, the numbering scheme relating to which particular fringe-effect capacitor is designated "one" or "first", which one designated "two" or second, etc. One of ordinary skill in the art would not understand there to be multiple fringe-effect capacitances between the same two contacts at the same

location. It would be understood that a single, "first," fringe-effect capacitance is between the two contacts at the same location.

12. In my opinion there in an objective, workable standard that one skilled in the art, at the time the patent application that issued as the '356 patent was filed, would use for determining whether a particular "fringe-effect capacitor", designed per the above definition, was determinable. One of ordinary skill in the art, as defined by Dr. Dougherty, would be able to make that determination through detailed electrical testing of samples of each member of a family of similar array designs. In general terms, this is how that would happen. One would manufacture samples of each of a family of array designs, each design varying the strength of the "fringe-effect capacitor" by varying the spacing of the external surface conductors forming the capacitor. One would then electrically measure the properties of the various groups of samples and then associate the change in electrical properties, affect on insertion loss, and affect on data loss, from group to group with the variation in the design of the fringe-effect capacitor. If the capacitor change resulted in a specific change in array electrical properties, then it would be determinable.

13. In my opinion, one of the novel claims of the '356 Patent is to use such fringe-effect capacitors within an array of capacitor elements. This use allows the tailoring of the electrical properties of the overall array to meet specific requirements. No more will a user have to add individual, fringe-effect or other capacitors designed for high-frequency behavior as discrete parts to his/her circuit, but will

be able to purchase them as integral to a capacitor array designed just for his application. The capacitor user will thus save on space, weight, and any reliability losses that are associated with having to interconnect an additional discrete part.

14. Fifth Term of "The Second Contact Being Located Sufficiently Close to the First Contact on the Second Side of the Dielectric Body to Form a Second Fringe-Effect Capacitance with the First Contact". It is my understanding that the Court has defined the term as "another end of the first conductive contact and another end of the second conductive contact are present on the second side of the substantially monolithic dielectric body and are positioned in an edge-to-edge relationship in such proximity as to form a determinable capacitance."

15. It is my opinion that the Fifth Term above, as defined by the Court, is clear and technically understandable as used in the '356 Patent to one of ordinary skill in the art of designing and manufacturing such capacitors, as defined by Dr. J. P. Dougherty, at the time the patent application that issued as the '356 patent was filed. The reasons why I hold this opinion follow. First, in a manner similar to that described above, such "fringe-effect capacitors", no matter where they are located on the surface of the substantially monolithic body, will have a capacitance that, if significant in magnitude to other capacitor constructions within the networked array of capacitors, will contribute to the overall response of the array in its application and thus will allow for tailoring of that response by adjustment of capacitor properties, such as spacing of the contacts and location with respect to other capacitors in the array. Second, such

electrical contacts are normally present on the very great majority of multilayer dielectric capacitors, as a consequence of the manufacturing process involving dipping and firing of the external conductive materials, but not used to form a fringe-effect capacitor, and it is one of the unique advances of this '356 Patent to decrease the normal spacing between such contacts to the point where they form a determinable and useable fringe capacitance that can then be used to adjust high frequency responses of the capacitor array.

16. In my opinion the reasons why the claim, put forth by American Technical Ceramics ("ATC"), that the Term above is unclear and indefinite, is incorrect follow. First, it is not the degree of spacing between the two edge-to-edge conductors that is directly significant, but the capacitance formed between them and the behavior of that capacitance at high frequencies that is of importance to the designer. Second, the amount of capacitance formed and its behavior over frequency will also vary by the exact location of the conductors along the surface of the "substantially monolithic" body, whether on the First or Second Side of the dielectric body, as other conductors at a further distance and the nature of surrounding dielectric materials may affect the electrical properties of the specific "fringe-effect capacitor" of interest.

17. Sixth Term of "the dielectric body has a hexahedron shape". It is my understanding that the Court has defined the term as "the substantially monolithic dielectric body has six sides".

18. With the term as defined above, the '356 Patent covers bodies having at least six sides; in many of the examples presented in the

'356 Patent, the articles in question have more than six sides, although the additional sides appear relatively quite small in area and this contributing little to overall device capacitance. Based on that information it is my opinion that the term above, as defined by the Court, is clear and understandable as used in the '356 Patent to one of ordinary skill in the art of multilayer capacitor design, as defined by Dr Dougherty, at the time the patent application that issued as the '356 patent was filed. The reasons why I hold this opinion follow. First, all of the US-manufactured monolithic dielectric bodies that are commercially available, that I am aware of have, at least six sides. Second, none of the US-manufactured multilayer dielectric capacitors that I am familiar with have only six sides in an extremely precise sense; they usually have very minor additional sides formed by the surfaces of external conductive layers as they are fused to the dielectric body or by small, surface defects, such as "chip outs" or "spalls" in the body that may or may not be covered by the external conductive layers.

19. In my opinion the reasons why the claim put forth by American Technical Ceramics ("ATC") that the Sixth Term above is unclear and indefinite is incorrect follow. First, current US-manufactured multilayer dielectric capacitors have at least six major sides. They can be considered to have additional sides if minor imperfections or if deliberate modifications, such as leads added to a capacitor body, are considered. Such leads or imperfections appear not to be considered by the ATC's claim of indefiniteness. Second, I consider the six sides in standard monolithic dielectric capacitors to be "major" in that they

contribute the very great majority of capacitance to the capacitor array and were designed to do so. Third, in my opinion it is entirely feasible and technically possible to design a "substantially monolithic dielectric body" with more than six major or significant sides.

20. In my opinion, one of ordinary skill in the art, as defined by Dr. J. P. Dougherty, would immediately understand that the phrase "the ceramic body" in Claim 18 of the '356 Patent is referring to the phrase "substantially monolithic dielectric body" in Claim 1 of the '356 Patent. The reasons for my opinion follow. First, many writers of technical papers and of Capacitor Handbooks use the terms interchangeably, given the context of describing multilayer ceramic manufacturers, where ceramic is understood to be the dielectric in the capacitor design. Second, manufacturers of ceramic powders for the multilayer ceramic capacitor industry sell those powders as "dielectrics", emphasizing that their electrical properties, as opposed to chemical or mechanical properties, are the key reason for their purchase.

21. I am being compensated at the rate of $200 per hour for the work in creating this Declaration.

I declare and verify under penalty of perjury that the foregoing is true and correct.

Dated this 11 day of July, 2008

Gary James Ewell

Dr. Gary J. Ewell

Consultant

Years Technical Experience: 45

Special Qualifications

Gary Ewell received a B. S. Materials Science degree from Stanford University, California, in 1963, followed by an M.S. Materials Science in 1964 and Sc.D. in Metallurgy in 1968 from the Massachusetts Institute of Technology. He worked as a research engineer at NASA, Ames Research Center, and was a visiting Professor at the Universidad Technica del Estado in Santiago, Chile, and worked at Hughes Aircraft Company. He joined The Aerospace Corporation and retired after 24 years of service.

His industry positions allowed him to support various satellite and launch vehicle Program Offices, as well as interface with other government (e.g., NASA, DLA/DSCC, JPL, etc.) and industry organizations (e.g., ISO 9000 certification firms, OEMs) providing reliability, risk management, configuration management, and quality engineering specialists and tools in order to resolve hardware and software issues.

Gary has authored and co-authored more than 40 papers and presentations on reliability, passive components, failure analysis, Risk Management, and other topics presented at various USA, European, and Asian conferences. He has been a consultant for the National Science Foundation and has participated in NATO Advanced Research Workshops.

Work Experience

- **The Aerospace Corporation (1983 to 2007)**

Director, Quality & Reliability Department and Senior Staff Specialist. Duties have involved all aspects of reliability, risk assessment, manufacturing readiness, quality assurance, and ISO 9000 activities.

Other experience includes:

- Panel lead, Independent Assessment Teams for International Space Station
- Co-Heads External Review Team for NASA - GSFC on GOES Mission
- Member Independent Assessment Team for SIR-B and Cassini missions at JPL
- Specialist in reliability of electronic components
- Member Technical Planning Committee for Aerospace/USAF 2nd and 3rd Risk Management Conferences

Education:

- BS, Materials Science - Stanford University, 1963
- MS, Materials Science - Stanford University, 1964
- Sc. D., Metallurgy - Massachusetts Institute of Technology, 1968
- MA, History - University of Santa Clara

Professional Societies, Honors, Awards

- Member Program Committee IEEE Components Conference and Member Program Committee IEEE/CTI Capacitor and Resistor Technology Symposium Conferences
- Winner, Best of Conference Paper awards three times.

Expert Witness Experience

- 1985 - 86, Technicare vs. Centralab & CAM Ohio Electronics, Court unknown
- 1992 - 93, Liebert Corporation vs. North American Philips Corporation, Superior Court of California in the County of Orange

Publications

- Over 40 publications pertaining to statistical quality control, quality auditing, failure analysis, and capacitors.

Partial List follows, some with coauthors.

- "Adhesion Degradation of Soldered Thick Film Chip Resistors During Elevated Temperature Exposure", Proceedings International Microelectronics Symposium (ISHM), 1975, pp. 168-177.
- "Application of Advanced Failure Analysis Techniques to Practical Aerospace Problems", Proceedings, SAMPE, 1976.
- "Materials Incompatibility of Multilayer Ceramic Chip Capacitors", Proceedings, International Microelectronics Symposium (ISHM), 1976.
- "Metallurgical Criteria for Selection of Solders for Micro-electronic Uses", Proceedings, International Microelectronics Symposium (ISHM), 1976, pp. 239-248.
- "Reliability of Printed Wiring Board Solder Interconnections/Passive Devices", Proceedings NEPCON, Anaheim, CA., 1976, pp. 265-273.
- "Reliability Problems in Reflow Soldering Ag and Pd-Ag Terminated Chip Components", Proceedings Electronics Components Conference, 1977, pp. 206-211.
- "Encapsulation, Sectioning, and Examination of Multilayer Monolithic Chip Capacitors", Proceedings Electronic Components Conference, Arlington, 1977, pp. 446-451.
- "Heat Pipe Materials", Proceedings SAMPE, 1977.
- "Heat Pipes for Hostile Environments in Energy Conservation Applications", Proceedings 12th Intersociety Energy Conversion Engineering Conference, 1977.
- "Special Lot Acceptance Tests for Multilayer Ceramic Capacitors", Proceedings Electronic Components Conference, Arlington, 1977, pp. 452-257.
- "The Piezoelectric Properties of Multilayer Ceramic Capacitors", Proceedings International Microelectronics Symposium (ISHM), 1977.
- "Adhesion Measurements of Thick Film, Glass-Fritted Inks on Chip Components", Adhesion Measurement of Thin Films, Thick Films, and Bulk Coatings, ASTM STP No. 640, ASTM, Philadelphia, 1978, pp. 251-268.
- "Acoustic Microscopy of Ceramic Capacitors", IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. CHMT-1 (3), Sept. 1978, pp. 251-257.
- "Low Cost Liquid - Metal Heat Pipes", Proceedings 3 International Heat Pipe Symposium, 1978.
- "Material Incompatibilities in Ceramic Chip Capacitors", Inter. Journal Hybrid Microelectronics, Vol. 1 (2), July, 1978, pp. 77-86.
- "Non-Destructive Examination of Multilayer Capacitors by Neutron Radiography", IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. CHMT-1 (3), Sept. 1978, pp. 265-273.
- "A Fracture Mechanics Approach to Structural Reliability of Ceramic Capacitors", IEEE Transactions of Components, Hybrids, and Manufacturing Technology, Vol. CHMT-3 (2), June 1980, pp. 250-257.
- "A Cause of the Non-Solderability of Ceramic Capacitor Terminations", Capacitor Technologies, Applications and Reliability, NASA - CP -2186, June 1981, pp. 99-105.
- "Chemical and Microstructural Analyses of Grain Boundaries in $BaTiO_3$ - based dielectrics", Grain Boundary Phenomena in Electronic Ceramics, ed. L. M. Levinson, American Ceramic Society, Columbus, OH, 1981, pp. 207-214.
- "Solder Coating of Ceramic Capacitors: Wettability Problems", Proceedings International Society of Testing and Failure Analysis (ISTFA), Los Angeles, 1981, pp. 111-116.
- "Electrical Analysis of Capacitors Failing the 85°C/85%/RH/1.5VDC Test", Proceedings 2nd Capacitor and Resistor Technology Symposium (CARTS), New Orleans, 1982, pp. E1-1 to E1-12.

- "Solder Coating of Ceramic Capacitors: Wettability Problems", Proceedings International Society of Testing and Failure Analysis (ISTFA), Los Angeles, 1981, pp. 111-116.

- "Electrical Analysis of Capacitors Failing the 85C/85%RH/1.5 VDC Testing", Proceedings 2nd Capacitors and Resistor Technology Symposium (CARTS), New Orleans, 1982, pp. E1-1 to E1-12.

- "Extended Electrical Characterization of Ceramic Capacitors Failing Under Low-Voltage Conditions", Proceedings International Society of Testing and Failure Analysis (ISTFA), San Jose, CA 1982, pp. 194-202.

- "Multilayer Capacitor Reliability: How Significant are Physical Defects?", Proceedings National Academy of Science Workshop on Reliability of Multilayer Ceramic Capacitors, 1982, Washington, D. C.

- "The 85°C-85% Relative Humidity - 1.5 VDC Bias Test: Can Ceramic Capacitors Pass This New Screen?, Proceedings 3rd Capacitors and Resistor Technology Symposium (CARTS), Phoenix, AZ, 1983, pp. 70 -77.

- "Reverse Bias Characteristics of Solid Tantalum Capacitors", Proceedings 4th Capacitor and Resistor Technology Symposium (CARTS), 1984, pp. 21-29.

- "Sweep Voltammetry: A new Tool for Capacitor Characterization: Proceedings 5th Capacitor and Resistor Technology Symposium (CARTS), 1985, pp. 94-113.

- "High Frequency Ultrasonic Properties of Ceramic Capacitors", Proceedings 5th Capacitor and Resistor Technology Symposium (CARTS), 1986.

- Microstructure of High-Fired NPO Ceramic Capacitors", Proceedings 6th Capacitor and Resistor Technology Symposium (CARTS), 1986, pp. 7-13.

- "Low Voltage Insulation Resistance Failures in Multilayer Ceramic Capacitors", Proceedings 1st European Capacitor and Resistor Technology Symposium (CARTS), 1987. pp. 125.

- "Space Quality Resistors and Capacitors: Where We Are and Where We Are Going", Proceedings 6th Capacitors and Resistor Technology Symposium (CARTS), 1987, pp. 19.

- "Critical Mechanical Properties of Ceramic Chip Capacitors", Proceedings 2nd European Capacitor and Resistor Technology Symposium (CARTS-Europe), 1988.

- "Ceramic Processing Effects on the Piezoelectric Behavior of MLC Capacitors", Proceedings 2nd European Capacitor and Resistor Technology Symposium (CARTS), 1989, pp. 67-71.

- "Controlling Cracking in Ceramic Capacitors: A Fracture Toughness Approach, Proceedings SMART V, New Orleans, LA, 1989.

- "Laminate Bond Strength Test: A New Quality Tool for Ceramic Capacitors", Proceedings Expo SMT 1990, 1990, pp. 523-528.

- "Methods of Characterizing Cast Tape for Multilayer Ceramic Capacitors", Proceedings 10th Capacitor and Resistor Technology Symposium (CARTS), 1991, pp. 183-203.

- "Space Quality Capacitors, Resistors and EMI Filters: Achievements, Progress and Concerns", Proceedings 10th Capacitor and Resistor Technology Symposium (CARTS), 1991, pp. 147-151.

- "TQM, SPC, and PPM Practices for Passive Components", Proceedings 1st Asian Capacitor and Resistor Technology Symposium (CARTS-ASIA), 1991, pp. 128-142.

- "Effects of Vacuum, Moisture Exposure, and Polarity Reversal on the Resistance Drift Rate of Philips Nonhermetic Metal Film Resistors", Proceedings 11th Capacitor and Resistor Technology SymposiuSymposium (CARTS

- "Effects of Vacuum Moisture Exposure, and Polarity Reversal on the Resistance Drift Rate of Philips Nonhermetic Metal Film Resistors", Proceedings 11th Capacitor and Resistor Technology Symposium (CARTS), 1992, pp. 218.

"Design and Construction of Precision Resistors", Capacitor and Resistor Technological Symposium, 1995

- "Space-Quality Capacitors, Resistors, and EMI/RF Filters", Electronics Technology and Microtechnology, 1996
- "Precision Resistors: A State of the Art Review", Nepcon '96
- "Development of Pb-Free Solders: An Overview", International Symposium Electronic Packaging Technology (ISEPT), Shanghai, P. R. China, 1996
- "Current Trends and Future Issues in Solderability", ISHM/NATO Advanced Research Workshop on Microelectronic Interconnections and Microassembly, Czech Technical University, Prague, Czech Republic, 1996
- "Space-Quality Capacitors, Resistors, and EMI/RF Filters", Proceedings Capacitor and Resistor Technology Symposium (CARTS), 1997
- "New Approaches to Preserving Solderability on PSBs", Proceedings, NEPCON West, 1997
- "Stacked Capacitors: A User's Guide", Proceedings Capacitor and Resistor Technology Symposium (CARTS), 1998
- "Tin Whiskers and Passive Components: A Review of the Concerns", Proceedings Capacitor and Resistor Technology Symposium (CARTS), 1998
- "Solid TA Capacitors: Polymer vs Manganeous Oxide Electrolytes - A Review", ,Proceedings Capacitor and Resistor Technology Symposium (CARTS), 2000, pp. 39 - 46.
- "Measuring The Mechanical Properties of Multilayer Ceramic Capacitors, Proceedings Capacitor and Resistor Technology Symposium (CARTS), 2000, pp. 162 - 172.
- "Third Harmonic Testing: An Initial Review", , Proceedings Capacitor and Resistor Technology Symposium (CARTS),2001, San Diego, pp. 62-67.
- "Tin Whiskers: Attributes and Mitigation", Proceedings Capacitor and Resistor Technology Symposium (CARTS) EUROPE 2002: 16th Passive Components Symposium, 2002
- "Third Harmonic Testing: Current Resistor Applications, Proceedings Capacitor and Resistor Technology Symposium (CARTS),
- "Tin Whiskers: Attributes and Mitigation", Capacitor and Resistor Technology Symposium 2002 CARTS, 2002
- "ESR Concerns in tantalum chip capacitors exposed to non-oxygen-containing environments" Microelectronics Reliability, 42 , 2002
- "Chip Scale Packaging: A New Look at Reliability Considerations", 2003.
- "Integrating MEMS Quality And Reliability Goals With The Use Of Multi-Valued Logic Analysis", 2003.
- "A Capacitor's Inductance : Critical Property For Certain Applications" , Proceedings Electronic Components Conference, 2004.
- "A Capacitor's Inductance" Proceedings Capacitor and Resistor Technology Symposium (CARTS), 2004.
- "Passive Components in the MEMS and Nanotechnology World - An Overview", Proceedings Capacitor and Resistor Technology Symposium (CARTS), 2004.

US006816356B2

(12) **United States Patent**
Devoe et al.

(10) **Patent No.: US 6,816,356 B2**
(45) **Date of Patent: Nov. 9, 2004**

(54) **INTEGRATED BROADBAND CERAMIC CAPACITOR ARRAY**

(76) Inventors: **Daniel Devoe**, 1106 Barcelona, San Diego, CA (US) 92107; **Alan Devoe**, 5715 Waverly Ave., La Jolla, CA (US) 92037; **Lambert Devoe**, 3446 Stadium Pl., San Diego, CA (US) 92107

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **10/412,992**

(22) Filed: **Apr. 14, 2003**

(65) **Prior Publication Data**

US 2004/0042156 A1 Mar. 4, 2004

Related U.S. Application Data

(63) Continuation-in-part of application No. 10/150,202, filed on May 17, 2002, now Pat. No. 6,587,327.

(51) **Int. Cl.**[7] **H01G 9/042**; H01G 9/045; H01G 4/32

(52) **U.S. Cl.** **361/309**; 361/303; 361/311

(58) **Field of Search** 361/301.4, 303, 361/306.1, 306.3, 308.2, 309, 328–330, 310–311

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,247,881	A		1/1981	Coleman
4,665,465	A		5/1987	Tanabe
5,576,926	A		11/1996	Monsorno
5,930,106	A		7/1999	Deboer et al.
5,978,204	A		11/1999	Stevenson
6,052,272	A	*	4/2000	Kuroda et al. 361/303
6,208,501	B1		3/2001	Ingalls et al.
6,414,835	B1		7/2002	Wolf et al.
6,418,009	B1		7/2002	Brunette
6,515,842	B1	*	2/2003	Hayworth et al. 361/303
6,587,327	B1	*	7/2003	Devoe et al. 361/306.3

FOREIGN PATENT DOCUMENTS

JP	2000-106320	4/2000

* cited by examiner

Primary Examiner—Eric Thomas
(74) *Attorney, Agent, or Firm*—Wood, Herron & Evans, L.L.P.

(57) **ABSTRACT**

A monolithic capacitor structure includes opposed and overlapping plates within a dielectric body, which are arranged to form a lower frequency, higher value capacitor. Other conductive structure is located either inside the dielectric body or on an external surface thereof and is effective to form a higher frequency, lower value capacitor in parallel with the lower frequency, higher value capacitor. The resulting array of combined series and parallel capacitors integral with the dielectric body provides effective wideband performance in an integrated, cost-effective structure.

34 Claims, 7 Drawing Sheets





PRIOR ART

FIG. 1A



PRIOR ART

FIG. 1B



PRIOR ART

FIG. 2A



PRIOR ART

FIG. 2B



PRIOR ART

FIG. 3A



PRIOR ART

FIG. 3B



PRIOR ART

FIG. 4A



PRIOR ART

FIG. 4B



PRIOR ART

FIG. 5A



PRIOR ART

FIG. 5B



PRIOR ART

FIG. 6A



PRIOR ART

FIG. 6B



PRIOR ART

FIG. 7



PRIOR ART

FIG. 8A



PRIOR ART

FIG. 8B



FIG. 9A



FIG. 9B



FIG. 10A



FIG. 10B



FIG. 11A



FIG. 11B



FIG. 12A



FIG. 12B



FIG. 13



FIG. 14



FIG. 15A



FIG. 15B



FIG. 20A



FIG. 20B



FIG. 16



FIG. 17A



FIG. 17B



FIG. 21A



FIG. 21B



FIG. 18A



FIG. 18B



FIG. 19A



FIG. 19B

INTEGRATED BROADBAND CERAMIC CAPACITOR ARRAY

This application is a continuation-in-part of U.S. application Ser. No. 10/150,202, filed May 17, 2002, now U.S. Pat. No. 6,587,327.

FIELD OF THE INVENTION

The present invention relates to miniature monolithic capacitors.

BACKGROUND OF THE INVENTION

The development of integrated circuits has made it possible to place many circuit elements in a single semiconductor chip. Where part or all of the circuit is an analog circuit, such as a radio frequency transmitter or receiver, audio amplifier, or other such circuit, circuit design requires lumped elements that cannot be readily realized in monolithic integrated circuits. Capacitors in particular are frequently created as separate elements from the integrated circuit. The electronic device thus typically includes monolithic integrated circuits combined with external capacitors.

For such applications, monolithic ceramic capacitors have been used. For example, single capacitors made of ceramic materials, are known in the art. These are relatively small in size and can be surface mounted to a surface mount circuit board, or glued and wire bonded to a substrate in a hybrid circuit layout.

FIG. **1**A shows a lumped element model for a capacitor. In this ideal model, the capacitor provides an ideal voltage/current relationship:

$$i = C\frac{dv}{dt}$$

Unfortunately, particularly at high frequencies, capacitors used in electronic circuits deviate substantially from this ideal relationship. These deviations are generally modeled as an equivalent series resistance and equivalent series inductance, along with a capacitance that varies over frequency. In accordance with this model, a capacitor behaves as a series L-R-C circuit as illustrated in

FIG. **1**B. At lower frequencies, the dominant impedance is the capacitive element C; however, at increasing frequencies the impedance of the capacitive element C decreases and the impedance of the inductive element L increases; until, at the resonant angular frequency $(LC)^{-0.5}$, the inductive element becomes predominant, and the element ceases performing as a capacitor. Simultaneously, the capacitor dissipates some stored energy (typically through heating of conducting plates and traces), as represented by the series resistance R.

Capacitor design typically must compromise between capacitance value and equivalent series resistance and inductance; greater capacitance typically can be created only at the cost of increased series resistance and inductance. Accordingly, equivalent series resistance and inductance are not avoidable, and electronic design must take them into account, particularly in high frequency products such as broadband receiver/transmitters, short wave devices, and the like.

Various monolithic ceramic structures have been developed to provide relatively small capacitors for highly integrated applications. A first such structure, shown in FIG. **2**A, is known as a "multilayer ceramic capacitor". This structure is formed by stacking sheets of green tape or greenware, i.e.,

thin layers of a powdered ceramic dielectric material held together by a binder that is typically organic. Such sheets, typically, although not necessarily, of the order of five inches by five inches, can be stacked with additional layers, thirty to one hundred or so layers thick. After each layer is stacked, conductive structures are printed on top of the layer, to form internal plates that form the desired capacitance. When all layers are stacked, they are compressed and diced into capacitors. Then, the compressed individual devices are heated in a kiln according to a desired time-temperature profile, driving off the organic binder and sintering or fusing the powdered ceramic material into a monolithic structure. The device is then dipped in conductive material to form end terminations for the internal conductive structures, suitable for soldering to a surface mount circuit board or gluing and wire bonding to a hybrid circuit.

The printed conductive structures are arranged in a pattern that provides one or more parallel-plate capacitors. For example, in the typical structure shown in FIG. **2**A, internal plates **10** and **11** have been formed which extend from alternate sides of the combined structure. The conductive material **12** and **13** at each end forms a common connection point for each plate extending to that side. Plates **10** extend in pairs, each including an upper plate **10** and a lower plate **10'** from the left side, and plates **11** extend similarly in pairs, each including an upper plate **11** and a lower plate **11'** from the right side, forming parallel plate capacitors between each set of adjacent plates **10** and **11'** and **10'** and **11**. The illustrated structure is arranged to reduce equivalent series resistance and inductance, by virtue of the plates **10** and **11** extending in pairs from each side. In other embodiments, plates extend individually from opposite sides, such as in the multilayer ceramic capacitor shown in FIGS. **7**A and **7**B and discussed below.

Each pair of overlapping plates **10** and **11** extending from opposite side metallizations **12** and **13**, forms a parallel plate capacitor, such that the entire device forms a network of parallel connected capacitors as shown in FIG. **2**B, which can be soldered to the traces **14** of a surface mount circuit board. The resulting equivalent capacitance value is relatively large for the device size, albeit subject to imperfections due to resistance in the many current-carrying conductive structures, and inductance resulting from many plates carrying currents flowing in opposite directions.

FIG. **3**A shows an alternative known capacitor structure developed by Dielectric Laboratories, Inc. of Cazenovia, N.Y. and described in detail in U.S. Pat. No. 6,208,501. This structure includes a ceramic chip **20** having conductive end plates on its opposed surfaces, which is bonded by conductive epoxy **22** to conductive end terminations **24** which can then be soldered to the traces **26** on a surface mounting circuit board. As can be seen in FIG. **3**B, the net effect is a single capacitor, rather than a parallel array, between the conductive ends of the device. As there is only one capacitor in this device, it has good high frequency performance (reduced resistance and inductance) but has a relatively low capacitance value.

FIG. **4**A shows a second alternative capacitor structure developed by American Technical Ceramics Corporation and described in detail in U.S. Pat. No. 5,576,926. This structure includes a layered ceramic chip having an internal conductive plate **30** positioned to overlay conductive plates **32** and **33** extending along an outer surface of the device from conductive end terminations **34** and **35**. As before, the conductive end terminations may be readily soldered to the traces **36** of a surface mount circuit board. As seen in FIG. **4**B, the net effect is a series combination of two capacitors,

between the conductive ends of the device. As in this case there is a series combination of capacitors (which has a lower capacitance value than either capacitor individually), the device has good high frequency performance but relatively low capacitance value.

A third alternative capacitor is shown in FIG. **5**A. Here, the ceramic chip **20** with opposed conductive surfaces, shown in FIG. **3**A, has been mounted directly to the trace **40** of a hybrid circuit device. The opposed side of the capacitor has been wire bonded through wire bond **42**, to the opposite trace **44** of the hybrid device. In this case, the equivalent circuit diagram (FIG. **5**B), and performance issues are the same as those with regard to the capacitor of FIG. **3**A.

A final alternative capacitor is shown in FIG. **6**A. Here, a series capacitor (FIG. **6**B) has been formed between metallizations **51**, **52** and **53** that are strictly on the outer surfaces of a ceramic chip **50**. This alternative is similar to the device shown in FIG. **4**A, but the internal metallization has been moved to the outer surface. This device is less complex to manufacture than the device of FIG. **4**A, but provides lower capacitance value owing to the distance between the metallization layers **51** and **53** and the opposed metallization layer **52**.

As can be seen, each known structure represents a tradeoff between capacitance value and broadband performance. One known approach to managing series resistance and series inductance, is to parallel connect two capacitors, such as shown in FIG. **7**. In FIG. **7**, a larger value capacitor C1, chosen for its large capacitance value, is connected in parallel to a smaller value capacitor, chosen for its small equivalent series resistance. As will be appreciated, this circuit exhibits multiple resonant frequencies, a first at the frequency $(L1C1)^{-0.5}$, and a second at the frequency $(L2C2)^{-0.5}$. Typically the larger valued capacitor C1 would have the larger series resistance and inductance value and thus the lower resonant frequency, whereas the smaller valued capacitor C2 would be chosen for high frequency performance resulting from low series resistance and series inductance values. At low frequencies, the larger value of C1 will produce acceptable performance, whereas at higher frequencies, where C1 behaves increasing less like a capacitor and more like an inductance, C2 will be below its resonant frequency and perform well as a capacitor throughout the frequency of interest.

The parallel capacitor approach has been utilized in conjunction with ceramic chip capacitors, to improve the high frequency performance of those capacitors. Specifically, referring to FIG. **8**A, one known approach to forming a broadband ceramic capacitor structure, uses a multilayer capacitor such as that described above with reference to FIG. **2**A, stacked above and soldered or bonded to a single layer, high frequency capacitor such as that described above with reference to FIG. **3**A. The resulting combined structure is wave soldered or bonded together with epoxy, producing a parallel combination of low and high-frequency capacitors seeking to achieve broadband performance. A second known implementation of this concept is shown in FIG. **8**B. There, one of the side terminals of a multilayer capacitor such as described above with reference to FIG. **2**A, is tilted against the upper surface of a single-layer, high frequency capacitor such as that described above with reference to FIG. **6**A. The upper surface of the single-layer capacitor thus forms a first terminal of a parallel capacitor combination, that is wire bonded to a circuit board trace **36** in the manner described above with reference to FIG. **5**A. The opposite side terminal of the multi-layer capacitor and the bottom surface of the single-layer capacitor are connected to a second trace **36** of the circuit board, thus forming the second terminal of the combined parallel capacitor combination.

While parallel capacitor combinations such as shown in FIGS. **8**A and **8**B have been used with some success in commercial devices, these combinations suffer from a number of drawbacks. First, the measured capacitance of these parallel combinations exhibit variations (resonances and dropouts), likely due to a mismatch between the resonances of the effective L-R-C circuits that are created by the parallel connected capacitors. Furthermore, the upper frequency response of even these parallel combinations may not meet the requirements of very wide band (GHz) devices in current use. Also, the mechanical stacking of dual ceramic capacitors in the manner shown is not easily compatible with "tape and reel" assembly methods and thus, are cumbersome and expensive to implement in mass production. Further, mechanically stacking dual ceramic capacitors increases the overall height of the circuit board assembly above that of a board having only single ceramic capacitors.

There accordingly is a remaining need for a broadband capacitor meeting the performance needs of modern wideband circuits, while maintaining the size and cost efficiencies of existing ceramic capacitors.

SUMMARY OF THE INVENTION

The present invention provides a capacitor having an effective wideband performance in an integrated, cost-effective structure. The capacitor of the present invention is an integrated array of capacitors connected in series and/or parallel circuits in a substantially monolithic dielectric body. The composition of the integrated capacitor array can be varied in order to tune the wideband capacitor to a particular application. Further, the integrated capacitor array of the present invention provides superior performance by providing less insertion loss than combinations of discrete capacitors. In addition, the wideband capacitor of the present invention is smaller and easier to handle and mount on a circuit board than combinations of discrete capacitors.

In accordance with principles of the present invention, a monolithic capacitor includes both a multi-layer, lower frequency, higher valued capacitor and a higher frequency, lower valued capacitor. More specifically, a dielectric body includes a series of conductive plates arranged in a substantially parallel and opposed configuration in one region of the body, to form the lower frequency, lower value, capacitor. In another region of the dielectric body, other conductive structures or plates are positioned to form a higher frequency, lower value capacitance in parallel with the lower frequency, higher value capacitance.

In specific disclosed embodiments, the conductive structures may be one or more conductive plates positioned inside the dielectric body with respect to a conductive floating plate. Alternatively, the conductive structures may be placed either on an external surface of the dielectric body, or inside the dielectric body and connected by one or more vias to plates on an external surface of the dielectric body. The conductive structures can further be opposed edges that are positioned to form a fringe-effect capacitance.

In the disclosed embodiments, the capacitor has a substantially monolithic dielectric body formed from a plurality of ceramic tape layers laminated together in a green ceramic state and fired to form a sintered or fused monolithic ceramic structure. However, other dielectric materials and assembly methods may be used. Further, in the disclosed embodiments the dielectric body has a hexahedral shape, with electrical

contacts positioned on opposed end surfaces. However, other shapes may also be used.

These embodiments, and the above and other objects and advantages of the present invention shall be made apparent from the accompanying drawings and the description thereof.

BRIEF DESCRIPTION OF THE DRAWING

The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and, together with a general description of the invention given above, and the detailed description of the embodiments given below, serve to explain the principles of the invention.

FIGS. **1**A and **1**B illustrate a capacitor and the known equivalent model therefor.

FIGS. **2**A and **2**B illustrate a known multilayer monolithic capacitor structure and its equivalent circuit diagram.

FIGS. **3**A and **3**B illustrate a known high frequency single layer monolithic capacitor structure and its equivalent circuit diagram.

FIGS. **4**A and **4**B illustrate a known high frequency buried layer monolithic capacitor structure and its equivalent circuit diagram.

FIGS. **5**A and **5**B illustrate a known high frequency single layer monolithic capacitor structure and its equivalent circuit diagram.

FIGS. **6**A and **6**B illustrate a known high frequency single layer monolithic capacitor structure and its equivalent circuit diagram.

FIG. **7** illustrates a circuit diagram of a known parallel combination of capacitors to form a wideband capacitor.

FIGS. **8**A and **8**B illustrate known implementations of a parallel combination of capacitors using known capacitors previously illustrated.

FIG. **9**A illustrates a first embodiment of an integrated wideband capacitor in accordance with one aspect of the present invention, and FIG. **9**B illustrates an equivalent circuit diagram.

FIG. **10**A illustrates a second embodiment of an integrated wideband capacitor in accordance with further aspects of the present invention, and FIG. **10**B illustrates an equivalent circuit diagram for this embodiment.

FIG. **11**A illustrates a third embodiment of an integrated wideband capacitor in accordance with further aspects of the present invention, and FIG. **11**B illustrates an equivalent circuit diagram for this embodiment.

FIG. **12**A illustrates a fourth embodiment of an integrated wideband capacitor in accordance with further aspects of the present invention, and FIG. **12**B illustrates an equivalent circuit diagram for this embodiment.

FIG. **13** is an end view of the embodiments of FIGS. **10**A and **11**A in accordance with further aspects of the present invention.

FIG. **14** is a perspective view of another embodiment of an integrated wideband capacitor in accordance with the principles of the present invention.

FIG. **15**A illustrates an embodiment of the capacitor of FIG. **14**, and FIG. **15**B illustrates an equivalent circuit diagram for this embodiment.

FIG. **16** is a perspective view of a still further embodiment of an integrated wideband capacitor in accordance with the principles of the present invention.

FIG. **17**A illustrates an embodiment of the capacitor of FIG. **16**, and FIG. **17**B illustrates an equivalent circuit diagram for this embodiment.

FIG. **18**A illustrates another embodiment of the capacitor of FIG. **16**, and FIG. **18**B illustrates an equivalent circuit diagram for this embodiment.

FIG. **19**A illustrates a further embodiment of the capacitor of FIG. **16**, and FIG. **19**B illustrates an equivalent circuit diagram for this embodiment.

FIG. **20**A illustrates a still further embodiment of the capacitor of FIG. **16**, and FIG. **20**B illustrates an equivalent circuit diagram for this embodiment.

FIG. **21**A is a graph representing insertion loss of a combination of discrete capacitors such as those shown in FIG. **8**A.

FIG. **21**B is a graph representing insertion loss of an integrated wideband capacitor such as that shown in FIG. **9**A.

DETAILED DESCRIPTION

Referring now to FIG. **9**A, a first embodiment of an integrated capacitor in accordance with certain aspects of the invention, can be described. In this embodiment, an integrated multi-layer and high frequency capacitor includes an upper section **60** including a multi-layer structure similar to that discussed above with reference to FIG. **2**A, including plates **10** and **11** extending from conductive contacts **12** and **13**, respectively, on opposite sides of a ceramic dielectric body. In this embodiment, individual plates extend from each side contact, rather than pairs of plates as shown in FIG. **2**A. Using single plates in this manner increases the series inductance and resistance, for the reason that more current is caused to flow over each individual plate; however, more plates can be included in the capacitor using single plates, allowing an increase in capacitance value. Thus, the decision to use single or multiple plates is a tradeoff between capacitance and series resistance and inductance.

In the embodiment of FIG. **9**A, a high frequency capacitor is formed in a lower section **62**, from two additional internal plates **66** and **68** which extend from the end contacts **13** and **12**, respectively. These internal plates are connected by vias **70** to external conductive plates **72** and **74**, respectively, which are printed on the exterior of the ceramic dielectric body **65**. Multiple conductive paths are thus provided to the interior plates **66** and **68** to reduce series resistance. Plates **66** and **68** are capacitively coupled to a floating interior plate **76**, forming a series combination of capacitances **67**, **69**, from plate **66** to plate **76**, and from plate **76** to plate **68**.

It has been found that the high frequency performance of the device of FIG. **9**A is affected by the relative position of plate **76** and the nearest multi-layer plate **10** in upper section **60** of the device directly above plate **76**. Accordingly, the high frequency performance is a function of the capacitance between plate **76** and the plate **10** immediately above plate **76** in the upper section **60** of the device.

Referring to FIG. **9**B, the equivalent circuit diagram of operative capacitances in the device of FIG. **9**A, includes not only capacitances **67**, **69**, **75** between plates **66**, **76** and **68**, and between plates **10** and **11**, respectively, but further capacitances **77** between plate **76** and plate **10** from the upper section. The multiplicity of capacitances and their interrelationship is believed to permit fine-tuning of high frequency response of the device, e.g. by tuning out resonances that cause dips in the curve of capacitance vs. frequency. When the multiple capacitors have peak performance areas that are closely spaced in the high frequency (GHz) range of operation, when combined, the result can be a flatter frequency response than is possible in prior

approaches of stacking multiple discrete ceramic capacitors such as shown in FIGS. **8**A and **8**B.

FIG. **21**A illustrates a typical plot of insertion loss as a function of frequency that is obtained when discreet capacitors are connected in parallel substantially as shown in FIG. **8**A. Typically, the insertion loss experiences one or more increases, such as that shown at a frequency f1. FIG. **21**B illustrates a plot of insertion loss as a function of frequency for the broadband capacitor illustrated in FIG. **9**A. As can be seen, the insertion loss is relatively smooth throughout a broad range of frequencies. In the example of FIG. **9**A, the bulk capacitance in the larger value, low frequency upper section **60** can be made to have a capacitance in a range of about 10–100 nanofarads. Further, if the capacitance in the lower value, high frequency lower section **62** is made to have a capacitance of about 82 picofarads, the insertion loss plot of FIG. **21**B is relatively smooth over a frequency range of about 10 KHz to 10 Ghz and higher.

FIG. **10**A illustrates an alternative device structure that embellishes the capacitor network described in the theory of operation of the device of FIG. **9**A. Specifically, in this device, the external conductive plates **72** and **74** in the lower section **62** of the device have been extended toward each other so as to create a capacitance between plates **72** and **74** based upon fringe electric field extending to and from the adjacent edges of those plates.

Also, the edges of floating internal plate **76** have been withdrawn toward the interior of the device, which has the effect of lowering the capacitance and inductance between plate **76** and plates **72** and **74**. The reduced capacitance results from the reduced area of plate **76** that is opposed by plates **72** and **74**. The reduced inductance results from reduced distances through which there are opposed current flows in plates **76**, **72** and **74**. Furthermore, the withdrawal of the plate **76**, permits some direct capacitive coupling between plate **66** of the lower section **62** of the device and plate **10'** of the upper section of the device, introducing an additional capacitance to the device.

Finally, in this device, dual plates have been used in the upper section **60** of the device to reduce series resistance and inductance, albeit at some expense of capacitance value. The use of dual or single plates in the upper section **60** is a possible design choice for any embodiment of the invention described herein, regardless of the elements used in the lower section **62**.

Thus, the equivalent circuit diagram of the device of FIG. **10**A, shown in FIG. **10**B, as compared to the diagram of FIG. **9**B, includes an additional capacitance **79** between plates **72** and **74**. This additional capacitance is shown in dotted outline in FIG. **10**A, reflecting that the fringe capacitance between plates **72** and **74** may be relatively small compared to the other parallel plate capacitances in the remainder of the lower section **62** of the device. However, this capacitance may well affect the very high frequency performance of the device.

The equivalent circuit diagram of FIG. **10**B is further different from FIG. **9**B, in an additional capacitance **81** between plate **66** and plate **10'**. This additional capacitance will provide an additional resonance that can aid in flattening the high frequency performance of the device.

The equivalent circuit diagram of FIG. **10**B is still further different from FIG. **9**B, in that the capacitances from plates **66** and **76** to plate **10'** in the upper section **60** of the device are independently connected to the end terminal, i.e., current flows to and from plate **10'** independently of any current flow in the plates **10** and **11'** which form the lowermost parallel plate capacitor in section **60** of the device. Providing an independent current flow path, via plate **10'**, for capacitive current flowing from plate **76**, may affect the equivalent series resistance and inductance of the high frequency portion of the device and thus prove an important design feature. It will be appreciated that an independent current path for capacitances coupled from the lower section **62** of the device, provided by a plate positioned in the manner of plate **10'** in FIG. **10**A, may be used in any embodiment of the invention, regardless of whether that embodiment also includes dual plates throughout the upper section **60** of the device as is the case in FIG. **10**A.

Referring now to FIG. **11**A, in a further embodiment of the invention, the upper section **60** is formed as in FIG. **10**A, of plates that extend in pairs **10**/**10'** and **11**/**11'** from the end terminals **12** and **13**. The lower section **62** includes a structure distinct from that of FIG. **10**A in several respects. First, the internal plates **66** and **68** and the vias connecting those plates to external plates **72** and **74**, have been eliminated. In the space occupied by plates **66**, **68** and **76** in the device of FIG. **10**A, are two floating plates **76**A and **76**B, which capacitively couple directly to the external plates **72** and **74**. Plate **76**A is placed closest to plates **72** and **74** and has a smaller horizontal extent than plate **76**B. Capacitive coupling can thus occur, between plates **72** and **74** and plate **76**A, as well as between plates **72** and **74** and plate **76**B. Furthermore, plates **76**A and **76**B are capacitively coupled to each other. Also, plate **76**B is capacitively coupled to the lowermost plate **11'** of the upper section **60** of the device.

The resulting complex network of capacitances is shown in FIG. **11**B. As can be seen, the network of capacitances provides a substantial number of capacitances that can be adjusted (e.g., by altering the size, placement or number of the floating plates **76**, and the size of the plates **72** and **74**), to optimize high frequency performance of the device.

Another embodiment is illustrated in FIG. **12**A. In this embodiment, single plates **10** and **11** are used in the upper section of the device. However, the single plates **10** and **11** are withdrawn relative to their positions in the devices of FIGS. **9**A, **10**A and **11**A, reducing the overlap of adjacent plates **10** and **11**. As a result, the capacitance and series inductance of the capacitors in the upper section **60** of the device are reduced, due to decreased opposed area and decreased opposed current flows. Furthermore, in the lower section **62** of the device, the arrangement of plates shown in the preceding figures has been replaced with a plurality of interior plates **66**A, **66**B and **66**C extending from terminal **13**, and a plurality of interior plates **68**A, **68**B and **68**C extending from terminal **12**, each respectively opposed edge-to-edge by one of a plurality of interior floating plate **76**A, **76**B and **76**C to form series capacitor pairs. Furthermore, the floating plates **76**A, **76**B and **76**C are capacitively coupled to each other, and the uppermost floating plate **76**C is capacitively coupled to the lowermost plate **10** of the upper section **60** of the device. The number of floating plates **76** and interior plates **66** and **68** is subject to adjustment to achieve a desired capacitance. Furthermore, the plates **66** and **68** may be positioned on alternating layers relative to plates **76** to decrease the likelihood of breakdown paths forming along layer boundaries in the ceramic dielectric material.

FIG. **12**B illustrates the equivalent circuit diagram for the device of FIG. **12**A. Notably, the plural series capacitor pairs **137**, **139** interconnected by capacitors **140** in this embodiment provide, as before, a large number of capacitances that may be adjusted to optimize high frequency performance. It will be noted that additional, variable capacitances may be

created by staggering the widths of the floating plates **76** relative to the plates **66** and **68** so that plates **76**, **66** and **68** couple face-to-face to each other as well as through fringe fields coupled to the edges of those plates.

In a still further embodiment, external conductive plates **141** and **142** are connected to the external conductive contacts **12**, **13**, respectively. An external floating conductive plate **143** is placed between the ends of the conductive plates **141**, **142** and is not connected to either of the contacts **12**, **13**. As shown in FIG. **12**B, the floating conductive plate **143** is sufficiently close to the ends of the plates **141**, **142** as to form serial fringe-effect capacitances **144**, **145** therebetween and an interconnecting capacitance **146** with plate **76***a*. Again, the capacitances can be adjusted to optimize high frequency performance.

Referring now to FIG. **13**, an end view of the devices of FIGS. **10**A and **11**A can be used to discuss additional high frequency optimization steps. FIG. **13** shows a device mounted to a surface mount circuit board **80**, having a non-conductive outer surface **82** and a buried ground plane **84** of conductive material. Conductive traces **86** run along the upper surface **82** of board **80**, to interconnect components such as integrated circuits, discrete capacitors, and the like. The devices of FIGS. **10**A and **11**A include external conductive plates **74** and **76** which may be directly mounted to these conductive traces using conductive epoxy, or wave soldering.

FIG. **13** illustrates that the width of the capacitive device may be wider than the width of the conductive traces **86** formed on the circuit board **80**. In this event, the external conductive plates **72** and **74** may be formed with a width that matches that of the traces **86**, to avoid unintended capacitive coupling to ground plane **84** from plates **72** and **74**. As seen in FIG. **13**, when plates **72** and **74** (plate **72** being seen in FIG. **13**) are the same width as the traces **86**, no additional capacitive coupling to ground is created by plates **72** and **74**. The width of the internal plates such as **66**, **68**, **76**, **10** and **11** may be made narrow as well, but likely can be made as wide as the entire device, for the reason that plates **72** and **74** are substantially closer to ground plane **84** than the other plates internal to the device and thus are more likely to create coupling to ground.

FIGS. **14** and **15**A illustrate a further embodiment of a capacitor **120** comprised of an integrated capacitor array. Overlapping conductive plates **10**, **11** are connected to external conductive contacts **12**, **13**, respectively. Conductive pads **121**, **122** extend over respective upper and lower surfaces of the capacitor **120** and are electrically connected to the contact **12**. Similarly, conductive pads **123**, **124** also extend over respective upper and lower surfaces of the capacitor **120** are connected to the contact **13**. The conductive pads **121**–**124** facilitate mounting the capacitor **120** to circuits on a printed circuit board. As previously described, a lower frequency, higher value capacitor section **60** provides a plurality of parallel capacitances **75** between conductive plates **10**, **11**.

The ends **125**, **126** of the respective conductive pads **121**, **123** are disposed on the upper surface of the capacitor **120** sufficiently close to each other so that a fringe-effect capacitance **127** (FIG. **15**B) is formed therebetween. The fringe-effect capacitor **127** formed between the ends **125**, **126**, of respective pads **121**, **123** provides an integrated, higher frequency, lower value capacitance section **62***a*. In a similar manner, a fringe-effect capacitance **129** is formed between the ends **130**, **131** of the respective pads **122**, **124** on a lower side of the integrated capacitor **120**. The fringe-effect capacitance **129** provides a second, higher frequency, lower value capacitance section **62***b* that is substantially identical to the capacitance section **62***a*. While the fringe effect capacitances **127**, **129** may be relatively small compared to other overlapping parallel plate capacitances **75** within the capacitor **120**, the fringe effect capacitances **127**, **129** have been found to effect the high frequency performance of the capacitor **120**.

The ends **130**, **131** may be separated by only 0.002 of an inch. In order to minimize the opportunity for conduction between the ends **130**, **131** of the respective pads **122**, **124**, an insulating coating or material **132** is provided therebetween. The insulating coating **132** consists of either a high temperature fired insulator, for example, glass, or a low temperature curing material, for example, epoxy, silicone, polymer, etc. However, in other embodiments, depending on the size of the gap between the ends **125**, **126** of respective plates **121**, **123** and other factors, a capacitor designer may choose not to use an insulating material between the ends **125**, **126**. FIG. **14** also illustrates another alternative embodiment in that the ends of the chip are provided with an insulating coating **128** to provide an electrical barrier from shorting with other devices. The insulating coating **128** is substantially similar to the insulating coating **132**. An oxidation process or an anodizing process of the underlying termination material is also compatible and a viable alternative.

FIG. **16** illustrates another example of a broadband capacitor **87** having integrated capacitor array. As shown in FIG. **17**A, the broadband capacitor **87** includes a low frequency, higher value bulk capacitor section **60** comprised of a first plurality of conductive plates **10** connected to an external contact **12** and a second plurality of opposed parallel plates **11** connected to the external contact **13**. As shown in FIG. **17**B, the plates **10**, **11** form capacitors **88** within a bulk capacitance section **60**. It should be noted that the plates **10**, **11** are disposed at an orientation that is substantially perpendicular to a longitudinal centerline **89** of the broadband capacitor **87**. Further, in use, one of the metallized contact areas **12**, **13** is attached to a conductor extending over a major planar surface of a printed circuit board. Thus, the plates **10**, **11** are also substantially perpendicular to the major planar surface of the printed circuit board.

The broadband capacitor **87** further has a pair of higher frequency, lower value capacitor sections **62***a*, **62***b* that are disposed at opposite ends of the bulk capacitor section **60**. Each of the capacitor sections **62***a*, **62***b* has a respective conductive floating plate **90***a*, **90***b* that is not connected to either of the metallized contact areas **12**, **13**. First electrode plates **91***a*, **91***b* form respective capacitors **92***a*, **92***b* with respective floating plates **90***a*, **90***b*. Similarly, electrode plates **93***a*, **93***b* form respective capacitors **94***a*, **94***b* with the respective floating plates **90***a*, **90***b*. The plates **91**, **93** are non-overlapping with each other and operative to provide a series circuit of the capacitors **92**, **94**. In addition, capacitors **95***a*, **95***b* are formed between one of the plates **10** and a respective plate **93***a*, **93***b*.

Referring to FIGS. **18**A and **18**B, another example of an integrated capacitor array is represented by the broadband capacitor **96**. The low frequency capacitance section **60** and high frequency capacitance section **62***b* of FIGS. **18**A and **18**B are substantially identical in construction to the low frequency capacitor section **60** and high frequency capacitor section **62***b* previously described with respect to FIGS. **17**A, **17**B. However, as shown in FIG. **18**A, the metallized plates **12**, **13** extend over an end of the capacitor **96** and have

respective ends **97**, **98** sufficiently close to each other so as to form a fringe-effect capacitance **99** therebetween as shown in FIG. **18**B. To prevent conduction between the plate ends **97**, **98**, the space therebetween is filled with an insulating material **132** as described with respect to FIGS. **14** and **15**; however, as will be appreciated, the use of such a coating is optional and depends on many factors.

Referring to FIGS. **19**A and **19**B, a further example of an integrated capacitor array is represented by the broadband capacitor **100**. The low frequency capacitance section **60** is substantially the same as in other embodiments; however, there are differences in the high frequency capacitance sections **62***a*, **62***b*. In high frequency section **62***a*, a pair of conductive electrodes **101**, **102** are disposed between an electrode **11** in the low frequency capacitance section **60** and a first floating electrode **104**. That arrangement of electrodes is effective to provide capacitors **105**, **106**, **107** as shown in FIG. **19**B. Further, as shown in FIG. **19**A, the metallized plates **12**, **13** extend over one end of the broadband capacitor **100** and have respective ends **108**, **109** sufficiently close to each other so as to form a fringe-effect capacitance **110** therebetween as shown in FIG. **19**B. To prevent conduction between the plate ends **108**, **109**, the space therebetween is filled with an insulating material **128** as described with respect to FIGS. **14** and **15**.

In contrast, in the high frequency capacitance section **62***b*, a floating electrode **111** is disposed between a pair of electrodes **112**, **113** and an electrode **10** in the low frequency capacitance section **60**. That arrangement of plates **111**, **112**, **113** with the plate **10** provides capacitors **114**, **115**, **116** as shown in FIG. **20**B. Further, as shown in FIG. **19**A, the metallized plates **12**, **13** also extend over an opposite end of the capacitor **100** and have respective ends **117**, **118** sufficiently close to each other so as to form a fringe-effect capacitance **119** therebetween as shown in FIG. **19**B. However, in contrast to the capacitance section **62***a*, the capacitor design is such that an insulating coating is not required between the plate ends **117**, **118**. In addition, the ends **108**, **109** of respective contact plates **12**, **13** form respective capacitors **135**, **136** with the floating plate **104**.

FIGS. **20**A, **20**B illustrate a still further embodiment of an integrated capacitor array forming a broadband capacitor **133**. FIGS. **20**A, **20**B illustrate an integrated capacitor array that is substantially identical to the previously described capacitor illustrated in FIGS. **10**A, **10**B with two exceptions. First, the floating electrode plate **76** present in FIG. **10**A has been eliminated from the embodiment of FIG. **20**A. Second, the metallized plates **72**, **74** extending from the respective contacts **13**, **12** form a fringe-effect capacitance **79** therebetween. Although small, the fringe-effect capacitance **79** is sufficiently effective at higher frequencies to allow the elimination of the floating plate **76** of FIG. **10**A, thereby reducing the manufacturing cost of the broadband capacitor **133** with respect to the capacitor shown in FIG. **10**A. As will be appreciated, in another embodiment, a capacitor designer may choose to minimize the potential for conduction between ends of the plates **72**, **74** by applying an insulating material in the gap between the plates **72**, **74** similar to the material **132** of FIG. **14**.

In accordance with the foregoing, an improved capacitive device is formed by integrating low and high frequency performance in a single device. Providing one or more higher frequency, lower value capacitors results in fewer resonances and lower insertion loss amplitudes. With less insertion loss, an improved response can be obtained over a substantial bandwidth, for example, 400 KHz–100 GHz. Further, for a particular application, by building and testing capacitive devices using different combinations of the capacitive arrays described herein, a particular size capacitor can be designed to operate over a desired bandwidth.

While the present invention has been illustrated by a description of various embodiments and while these embodiments have been described in considerable detail, it is not the intention of the applicants to restrict or in any way limit the scope of the appended claims to such detail. Additional advantages and modifications will readily appear to those skilled in the art. Specifically, techniques described in these multiple embodiments may be combined in many ways beyond the particular combinations shown herein. For example, the independently adjustable parameters in forming a device in accordance with aspects of the invention include at least the following:

1. the use or not of interior plates **66** and **68** in higher frequency sections **62**,
2. the gap between plates **72** and **74**, **66** and **68**, **97** and **98**, **108** and **109**, **117** and **118**, **125** and **126**, **103** and **131** and the fringe capacitances created thereby,
3. the number of floating plates **76**, **90**, **104**, **111** and their distances from other plates in respective higher frequency sections **62** and adjacent plates in respective lower frequency sections **60**,
4. the width, spacing and overlap characteristics of the floating plates **76**, **90**, **104**, **111**,
5. the extent to which coupling is permitted between non-floating plates in higher frequency sections **62** and adjacent plates in respective lower frequency sections **60**,
6. the use of fringe or face-to-face coupling between floating plates **76**, **90**, **104**, **111** and other plates in respective higher frequency sections **60**,
7. the use of dual or single plates, withdrawn or fully overlapping plates in lower frequency sections **60**, and
8. the relative geometry of external plates **72** and **74** on the device, and the traces **86** on the circuit board to which the device is mounted.

A further potential variable to adjust, is the type of ceramic used. Indeed, different layers in the ceramic structure may be made of ceramic materials having different molecular structures. Different ceramic materials may exhibit different performance in various attributes, such as relative dielectric constant, polarization, breakdown field strength, curing behavior, mechanical strength and mechanical stress and strain behavior. For example, a relatively low dielectric ceramic having relatively good high frequency behavior may be used in the lower section **62** of a device, while a relatively high dielectric ceramic having relatively poorer high frequency behavior may be used in the upper section **60** of the device.

The invention in its broader aspects is therefore not limited to the specific details, representative apparatus and method, and illustrative example shown and described. Accordingly, departures may be made from such details without departing from the spirit or scope of applicant's general inventive concept.

What is claimed is:

1. A capacitor comprising:

a substantially monolithic dielectric body;

a conductive first plate disposed within the dielectric body;

a conductive second plate disposed within the dielectric body and forming a capacitor with the first plate;

a conductive first contact disposed externally on the dielectric body and electrically connected to the first plate; and

a conductive second contact disposed externally on the dielectric body and electrically connected to the second plate, and the second contact being located sufficiently close to the first contact to form a first fringe-effect capacitance with the first contact.

2. The capacitor of claim 1 further comprising an insulating layer disposed between the first contact and the second contact on the dielectric body and inhibiting electrical conduction between the first and second contacts.

3. The capacitor of claim 1 wherein the first fringe-effect capacitance is disposed on a first side of the dielectric body and the first contact and the second contact are further disposed on a second side of the dielectric body, and the second contact being located sufficiently close to the first contact on the second side of the dielectric body to form a second fringe-effect capacitance with the first contact.

4. The capacitor of claim 3 further comprising:

a first insulating layer disposed between the first contact and the second contact on the first side of the dielectric body and inhibiting electrical conduction between the first and second contacts; and

a second insulating layer disposed between the first contact and the second contact on the second side of the dielectric body and inhibiting electrical conduction between the first contact and second contact.

5. The capacitor of claim 3 wherein the first side of the dielectric body and the second side of the dielectric body are substantially parallel.

6. The capacitor of claim 1 further comprising conductive first structure disposed within the dielectric body and forming a first capacitor with one of the first and second contacts.

7. The capacitor of claim 6 wherein the conductive first structure forms first and second capacitors with the first and second contacts, respectively.

8. The capacitor of claim 6 wherein the conductive first structure forms a second capacitor with one of the first and second plates.

9. The capacitor of claim 8 wherein the conductive first structure is electrically connected to an other of the first and second plates.

10. The capacitor of claim 1 further comprising:

a conductive first structure disposed within the dielectric body and electrically connected to the first contact, the first structure forming a first capacitor with the first plate; and

a conductive second structure disposed within the dielectric body and electrically connected to the second contact, the second structure forming a second capacitor with the first plate.

11. The capacitor of claim 10 wherein the first structure forms a fringe-effect capacitance with the second structure.

12. The capacitor of claim 11 further comprising a first via of conductive material extending between the first contact and the first structure.

13. The capacitor of claim 12 further comprising a second via of conductive material extending between the second contact and the second structure.

14. The capacitor of claim 13 further comprising a conductive third plate disposed within the dielectric body between the first plate and the first structure and not electrically connected to either the first contact or the second contact, the third plate forming a first capacitor with the first plate and a second capacitor with the first structure.

15. The capacitor of claim 14 wherein the third plate is disposed within the dielectric body between the first plate and the second structure, the third plate forming a third capacitor with the second structure.

16. The capacitor of claim 1 wherein the dielectric body is ceramic.

17. The capacitor of claim 1 wherein the dielectric body comprises ceramic layers of different molecular structure exhibiting different performance in one or more of relative dielectric constant, breakdown field strength, curing behavior, mechanical strength and mechanical stress and strain behavior.

18. The capacitor of claim 1 wherein the ceramic body comprises a plurality of ceramic tape layers laminated together in a green ceramic state and fired to form a cured monolithic ceramic structure.

19. The capacitor of claim 1 wherein the dielectric body has a hexahedron shape, the first and second external conductive contacts being positioned on opposed end surfaces of the hexahedron shape.

20. The capacitor of claim 1 wherein the third conductive plate is substantially smaller in at least one dimension of its planar surfaces, than the first and second conductive plates.

21. A capacitor comprising:

a substantially monolithic dielectric body;

a conductive first and second plates disposed within the dielectric body and forming a capacitor therebetween;

conductive first and second contacts disposed externally on the dielectric body and electrically connected to the first and second plates, respectively; and

a conductive third plate disposed externally on the dielectric body and not electrically connected to either of the first and second contacts, the third plate being located sufficiently close to the first and second contacts to form first and second fringe-effect capacitances with the first and second contacts, respectively.

22. The capacitor of claim 21 wherein the first and second fringe-effect capacitances are serially connected between the first and second contacts.

23. The capacitor of claim 21 further comprising conductive first structure disposed within the dielectric body and forming a first capacitor with one of the first, second and third contacts.

24. The capacitor of claim 23 wherein the conductive first structure forms a second capacitor with one of the first and second plates.

25. The capacitor of claim 24 wherein the conductive first structure is electrically connected to an other of the first and second plates.

26. The capacitor of claim 21 further comprising conductive first structure disposed within the dielectric body and forming first and second capacitors with two of the first, second and third contacts.

27. The capacitor of claim 21 further comprising conductive first structure disposed within the dielectric body and forming first, second and third capacitors with the first, second and third contacts, respectively.

28. A capacitor comprising:

a substantially monolithic dielectric body having a first external surface adapted to be positioned substantially parallel to a major surface of a circuit board; and

a lower frequency, higher value, first capacitor formed by a first plurality of conductive plates disposed within the dielectric body and having respective major surfaces oriented substantially perpendicular to the first external surface, the first plurality of conductive plates forming a plurality of capacitors connected in parallel with each other; and

a higher frequency, lower value, second capacitor formed by a second plurality of conductive plates disposed

within the dielectric body and having respective major surfaces oriented substantially perpendicular to the first external surface, the second plurality of conductive plates forming the second capacitor connected in parallel with the first capacitor.

29. The capacitor of claim **28** further comprising a higher frequency, lower value, third capacitor formed by a third plurality of conductive plates disposed within the dielectric body and having respective major surfaces oriented substantially perpendicular to the first external surface, the third plurality of conductive plates forming the third capacitor connected in parallel with the first capacitor and the second capacitor.

30. A capacitor comprising:

a substantially monolithic dielectric body having a longitudinal centerline adapted to extend in a direction substantially parallel to a major surface of a circuit board;

first conductive plates disposed within the dielectric body and having respective major surfaces oriented substantially perpendicular to the longitudinal centerline, the first conductive plates forming at least one lower frequency, higher valued, multilayer capacitor; and

second conductive plates disposed within the dielectric body and having respective major surfaces oriented substantially perpendicular to the longitudinal centerline, the second conductive plates forming at least one higher frequency, lower valued, single layer capacitor.

31. The capacitor of claim **30** wherein the multilayer capacitor and the single layer capacitor are connected in parallel with each other.

32. A capacitor comprising:

a substantially monolithic dielectric body having a first external surface adapted to be positioned substantially parallel to a major surface of a circuit board;

a conductive first plate disposed within the dielectric body at an orientation substantially perpendicular to the first external surface;

a conductive second plate disposed within the dielectric body at an orientation substantially perpendicular to the first external surface and forming a capacitor with the first plate;

a conductive first contact disposed externally on the dielectric body and electrically connected to the first plate;

a conductive second contact disposed externally on the dielectric body and electrically connected to the second plate;

a conductive third plate disposed within the dielectric body at an orientation substantially perpendicular to the first external surface, the third plate not being connected to either the first contact or the second contact, the third plate being located in the dielectric body to form a first capacitor with one of the first plate and the second plate; and

a conductive fourth plate disposed within the dielectric body at an orientation substantially perpendicular to the first external surface, the fourth plate being connected to one of the first contact and the second contact and forming a second capacitor with the third plate.

33. The capacitor of claim **32** wherein the first capacitor is a lower frequency, higher valued capacitor.

34. The capacitor of claim **32** wherein the second capacitor is a higher frequency, lowered valued capacitor.

* * * * *

EXHIBIT
4
Ewell 8-1-08



2 = representative of screen-printed electrically conductive layer

1 = representative of green (unfired) dielectric layer

cross-hatched
= Margin